Simplifying FPGA Complexity

What is an ASIP?

 

We call ASIP an Application Specific IP core. As well as an ASIC is a specialized integrated circuit, tailored to a specific application, an ASIP is an IP core tailored to a particular application, that could be easily integrated and used by the final user.

 

ASIP evaluation

 

Campera Electronic Systems meets the highest standards

of quality and developed a rigorous design flow that dramatically reduce design flaws at each stage of the development process.

The ASIP evaluation allows you to fully verify the ASIP capabilities:

· Simulation library for Aldec Simulators (Active-HDL v9.1 or higher and Riviera Pro v2014.02 or higher), other simulators on demand.

· Time-limited netlist to quickly evaluate resource utilization and timing closure and generates time-limited device programming files for in-hardware verification.

 

 

Quality and support

 

Campera Electronic Systems meets the highest standards

of quality and developed a rigorous design flow that dramatically reduce design flaws at each stage of the development process.

We offer to all customers with a valid support contract all optional modules, test benches and more and 24/7 customer service and support by phone and by email.

 

Library Facts

 

Tested on Hardware

YES

 

Verification and Validation

Self checking testbench

Static Timing Analysis

Code Coverage

Linting

 

Supported FPGA

ANY

 

Supported Simulators

Aldec Active-HDL 9.1 or later

Riviera Pro 2014.02 or later

 

Supported Synthesizers

Mentor Precision r2013b.15 or later

Xilinx ISE 14.7/Vivado 2013.4 or later

Altera Quartus II v.14 or later

 

Deliverables

VHDL Source Code

Documentation

 

 

CES Video Processing ASIPs

Video Processing Solutions address high resolutions, high frame-rates and ultra low-latency demanding applications.

Easily add competitive advantage to surveillance applications which are subject to movements of the camera or sensor platform.

ASIP cores are especially effective for powerful zoom systems and/or object recognition and tracking systems; pole-mounted, vehicle mounted, marine and defence users will instantly benefit from improved detection, recognition and identification.

 

 

Key Features

 

• vendor independent "off the shelf" VHDL cores for FPGAs (Xilinx, Altera, Achronix, Lattice and Microsemi) 

• VHDL modules are written in pure VHDL-93 standard (2008 available on demand), completely vendor independent

• optimized in terms of speed, power and resource usage

• architected, developed, verified, released and maintained through a rigorous and efficient process

• DO-254 and IEC-61508 compliance if required

 

Key Benefits

 

• No cost for hardware/tool version update/upgrade

• No time to re-generate the cores for different targets and/or tools

• Considerably faster simulations compared to vendor pre-synthesized IP Cores

• Configurable high performance VHDL modules available at no cost

• Customization available on demand

• More than 30 useful conversion functions in the ces_image package

• More than 7.500 lines of VHDL source code and 2500 lines of comments

• CES internal VHDL coding standard to help you quickly understand the source code

• Real-time, low-latency computation, well-suited to high-performance object tracking.

  · Up to 150 fps

  · Up to 1080p

  · Vendor independent ASIP cores, AXI4 and full Xilinx Zynq support

 

 

Applications

 

• Security & Surveillance

• Military Vision Systems & Drones

• ADAS

• 8K Display & Transport