October 16, 2014
VHDL has the powerful feature of generics, while Verilog uses parameters for the same purpose. Both these techniques allow parameterisable designs, that is designs that can be easily re-used in different projects, with different parameters. This allow for design-resue,...
Please reload
Featured Posts
Please reload
Recent Posts
October 16, 2014
September 27, 2014
Please reload
Search By Tags
Please reload