October 16, 2014

VHDL has the powerful feature of generics, while Verilog uses parameters for the same purpose. Both these techniques allow parameterisable designs, that is designs that can be easily re-used in different projects, with different parameters. This allow for design-resue,...

September 27, 2014

Since the publication of the first IEEE standard in 1987 several revised versions have appeared. The first, in 1993, had the most extensive changes. VHDL 2000 Edition introduced protected types and VHDL-2002 contains mainly minor changes. VHDL-2008 is the name of the n...

Please reload

Featured Posts

VHDL has the powerful feature of generics, while Verilog uses parameters for the same purpose. Both these techniques allow parameterisable designs, th...

Setting generics/parameters for Synthesis

October 16, 2014

1/2
Please reload

Recent Posts
Please reload

Search By Tags
Please reload

Follow Us

Copyright 2018 Campera Electronic Systems Srl | All rights reserved | P.IVA 01780710495